

# *TSTE 86 Digital IC Lecture 8: Adders*

**Deyu Tu, PhD**

[deyu.tu@liu.se](mailto:deyu.tu@liu.se)


013-285851

Laboratory of Organic Electronics, Campus Norrköping

# Outline

- Introduction
- The Binary Adder
- Single-bit Adder Design
- N-bit Adder Design


# A Generic Digital Processor



# Building Blocks

- **Arithmetic unit**
  - Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)
- **Memory**
  - RAM, ROM, Buffer, Shift registers
- **Control**
  - Finite state machine (PLA, random logic), Counters
- **Interconnect**
  - Switches, Arbiters, Bus


# Bit-sliced Design




**Tile identical processing elements**

# Bit-sliced Datapath

From register files / Cache / Bypass



# Half Adder




**TABLE 11.1** Truth table for half adder


$A$	$B$	$C_{out}$	$S$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B$$

$$C_{out} = A \cdot B$$




# Full Adder



$A$	$B$	$C_i$	$S$	$C_o$	<i>Carry status</i>
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



# The Binary Adder



$$\begin{aligned} S &= A \oplus B \oplus C_i \\ &= \overline{A}\overline{B}\overline{C}_i + \overline{A}B\overline{C}_i + \overline{A}B C_i + A\overline{B}\overline{C}_i + A\overline{B} C_i + AB\overline{C}_i + ABC_i \\ C_o &= AB + BC_i + AC_i \end{aligned}$$

# Express $S$ and $C_0$ as a function of $G, D, P$

Three new variables which ONLY depend on A, B

$$\text{Generate (G)} = AB$$

$$\text{Delete (D)} = \bar{A} \bar{B}$$

$$\text{Propagate (P)} = A \oplus B$$

$$C_0(G, P) = G + PC_i$$


$$S(G, P) = P \oplus C_i$$

Can also derive expressions for  $S$  and  $C_0$  based on  $D$  and  $P$


# Full Adder Design I

$$S = A \oplus B \oplus C$$


$$C_{out} = MAJ(A, B, C)$$




# Full Adder Design II




# Full Adder Design III



# Full Adder Design IV



# Full Adder Design V




# Full Adder Design VI

**Generate (G) = AB**


**Propagate (P) = A  $\oplus$  B**

**Delete =  $\overline{A B}$**





# Inversion Property




$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

# Carry Propagate Adders


- N-bit Adder



$$\begin{array}{r}
 \text{C}_{out} \quad \text{C}_{in} \\
 \textcircled{0}0000 \\
 1111 \\
 +0000 \\
 \hline
 1111
 \end{array}$$

$$\begin{array}{r}
 \text{C}_{out} \quad \text{C}_{in} \\
 \textcircled{1}1111 \\
 1111 \quad \text{carries} \\
 +0000 \quad A_{4...1} \\
 \hline
 0000 \quad B_{4...1} \\
 \quad \quad \quad S_{4...1}
 \end{array}$$

# The Ripple-Carry Adder




**Worst case delay linear with the number of bits**

$$t_d = O(N)$$

$$t_{\text{adder}} = (N-1)t_{\text{carry}} + t_{\text{sum}}$$


Goal: Make the fastest possible carry path circuit

# Minimize Critical Path




Exploit Inversion Property  
(2 different cells needed)


# Carry Generation and Propagation




# Manchester Carry Chain





# Stick Diagram of Manchester Carry Chain



# Sizing Manchester Carry Chain




$$t_p = 0.69 \sum_{i=1}^N C_i \left( \sum_{j=1}^i R_j \right)$$






# Carry-Bypass/Skip Adder

- Carry-ripple is slow through all N stages
- Carry-bypass allow carry to skip over groups of n-bits




# Carry-Bypass Adder



Idea: If ( $P_0$  and  $P_1$  and  $P_2$  and  $P_3 = 1$ )  
then  $C_{o3} = C_0$ , else "kill" or "generate".


# Carry-Bypass Adder



$N$  bits,  $M$  bits per block


$$t_{adder} = t_{setup} + Mt_{carry} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$

# Carry Ripple vs. Carry Bypass




# Carry-Select Adder


- Anticipate both possible values of the carry input
- Select the correct values when the carry input arrives




# Carry-Select Adder



# Carry-Select Adder: Critical Path




# Linear Carry Select






# Square Root Carry Select




$$t_{add} = t_{setup} + P \cdot t_{carry} + (\sqrt{2N})t_{mux} + t_{sum}$$

# Comparison of Adder Delay




# Carry-Lookahead Adder

- Compute  $G$  for many bit in parallel



# Concept of Lookahead



$$C_{o,k} = f(A_k, B_k, C_{o,k-1}) = G_k + P_k C_{o,k-1}$$


# Topology of Lookahead

Expanding Lookahead equations:


$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}C_{o,k-2})$$

All the way:


$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}(\dots + P_1(G_0 + P_0C_{i,0})))$$



# Logarithmic Lookahead Adder



$$t_p \sim N$$



$$t_p \sim \log_2(N)$$

# Carry Lookahead Trees

$$C_{o,0} = G_0 + P_0 C_{i,0}$$


$$C_{o,1} = G_1 + P_1 G_0 + P_1 P_0 C_{i,0}$$

$$C_{o,2} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{i,0}$$

$$= (G_2 + P_2 G_1) + (P_2 P_1)(G_0 + P_0 C_{i,0}) = G_{2:1} + P_{2:1} C_{o,0}$$

Can continue building the tree hierarchically.


# Tree Adder



16-bit radix-2 Kogge-Stone tree




# Tree Adder




**16-bit radix-4 Kogge-Stone Tree**

# Sparse Trees




**16-bit radix-2 sparse tree with sparseness of 2**

# Brent-Kung Tree





# Carry-Save Adder




x:		1	0	0	1	1	} <i>No carry used here</i>
y:		1	1	0	0	1	
z:	+	0	1	0	1	1	} <i>Extra adder</i>
-----							
s:		0	0	0	0	1	
c:	+	1	1	0	1	1	
-----							
sum:		1	1	0	1	1	1

*To be compared with 2 std cascaded adders*



# Summary



**Design as a Trade-Off:** Area – speed – power requirements should be verified in early design phases to choose the right structure

# Reference

- *Digital Integrated Circuits*, by Jan M. Rabaey, et al.
- *CMOS VLSI Design*, by David Harris, et al.

[www.liu.se](http://www.liu.se)