

# DIGITAL CIRCUITS

## Exam TSEI03

Time:	Monday 22 October 2018, 14:00—18:00
Place:	G33, G34
Teacher:	Mark Vesterbacka, phone 013-281324
Allowed aid:	Calculator
Max score:	60 points
Grades:	45 points for 5 35 points for 4 25 points for 3
Solutions:	Posted on the course web
Results:	Posted through LADOK by 7 November 2018



- 1
  - a) How are problems with *metastability* avoided in latches? (2 p)
  - b) What is an *overlap capacitance*? (2 p)
  - c) What is a *noise margin* of a digital circuit? (2 p)
  - d) How does *charge leakage* affect the operation of a precharged gate? (2 p)
  - e) Why are  $V_{IL}$  and  $V_{IH}$  for an inverter defined as the input voltages  $V_{in}$  yielding  $dV_{out}/dV_{in} = -1$ ? (2 p)

- 2 An NMOS transistor is plugged into the test configuration shown in Figure 1. Determine the operation region,  $V_D$ , and  $V_S$  for the two cases below. For simplicity, assume  $\lambda = 0$  and  $\gamma = 0$ .




Figure 1. Test configuration for NMOSFET.

- a)  $R = 10 \text{ k}\Omega$ . (5 p)
  - b)  $R = 30 \text{ k}\Omega$ . (5 p)
- 3 A metal wire have resistance  $R_{wire} = 2 \text{ }\Omega$ , sheet resistance  $R_{sq} = 0.07 \text{ }\Omega/\text{square}$ , width  $W_{wire} = 2 \text{ }\mu\text{m}$ , capacitance per area  $C_{area} = 0.05 \text{ fF}/\mu\text{m}^2$ , and capacitance per length  $C_{edge} = 0.06 \text{ fF}/\mu\text{m}$ .
    - a) Why is sheet resistance measured in  $\Omega/\text{square}$ ? (2 p)
    - b) Calculate the length of the wire. (4 p)
    - c) Calculate the total capacitance of the wire. (4 p)

- 4 The function  $F = AB+AC$  shall be implemented in static CMOS logic. The complements to  $A, B, C$  are *not* available.
- Implement the function with at most eight transistors. (5 p)
  - Size all transistors so that the worst-case output resistance is the same as that of an inverter with an PMOS  $W/L = 4$  and NMOS  $W/L = 3$ . (5 p)
- 5 The circuit in Figure 2 is supposed to realize the function  $F(A, B, C) = A + BC$ . However, the circuit does not work as intended.




Figure 2. A faulty logic circuit.


- What type of logic has been used in this realization? (2 p)
  - What is the problem with this circuit? (2 p)
  - Redesign the gate so that the wanted function  $F(A, B, C)$  is realized correctly. (6 p)
- 6 Consider a *static random-access memory* (SRAM) with full-VDD precharge of the bit-lines and sense amplifiers connected to the bit-lines.
- Draw the transistor schematic of a six-transistor CMOS SRAM cell. (3 p)
  - Describe a write operation of the SRAM cell. (2 p)
  - Describe a read operation of the SRAM cell. (2 p)
  - Briefly discuss considerations in sizing the cell's MOSFETs. (3 p)

### Equations for the MOS transistor

NMOS



PMOS



#### Definition of source (S) and drain (D)

NMOS:  $V_S \leq V_D$       PMOS:  $V_S \geq V_D$

#### Voltage notations

$$V_{GS} = V_G - V_S, V_{DS} = V_D - V_S, V_{SB} = V_S - V_B, V_{GT} = V_{GS} - V_T$$

#### Threshold voltage

$$V_T = V_{T0} + \gamma(\sqrt{|V_{SB} - 2\Phi_F|} - \sqrt{2|\Phi_F|})$$

#### Unified model

NMOS:  $V_{GT} \leq 0$  (PMOS:  $V_{GT} \geq 0$ )  $\Rightarrow$  Subthreshold region ( $I_D \approx 0$ )

$$\text{NMOS: } V_{GT} \geq 0 \text{ (PMOS: } V_{GT} \leq 0) \Rightarrow I_D = k' \frac{W}{L} V_{min} (|V_{GT}| - \frac{V_{min}}{2}) (1 + \lambda V_{DS})$$

$$V_{min} = \min(|V_{GT}|, |V_{DS}|, |V_{DSAT}|)$$

$$V_{min} = |V_{GT}| \Rightarrow \text{saturation region}$$

$$V_{min} = |V_{DS}| \Rightarrow \text{resistive (linear, triode) region } (\lambda = 0)$$

$$V_{min} = |V_{DSAT}| \Rightarrow \text{velocity saturation region}$$

#### $V_{DSAT}$ dependency on channel length

$$V_{DSAT} = L_{\xi_c}^{\xi_c}$$

#### Subthreshold region

$$\text{NMOS: } V_{GT} \leq 0 \Rightarrow I_{Dn} = I_{0n} \frac{W}{L} e^{\frac{q(V_{GSn} - V_{Tn})}{nkT}} \left( 1 - e^{-\frac{qV_{DSn}}{kT}} \right) (1 + \lambda_n V_{DSn})$$

$$\text{PMOS: } V_{GT} \geq 0 \Rightarrow I_{Dp} = I_{0p} \frac{W}{L} e^{\frac{q(V_{GSp} - |V_{Tp}|)}{nkT}} \left( 1 - e^{-\frac{qV_{DSp}}{kT}} \right) (1 + \lambda_p V_{DSp})$$

### Model parameters for 0.25 $\mu\text{m}$ CMOS devices

#### Parameters for drain current calculations

	$V_{T0}$ [V]	$\gamma$ [ $\sqrt{\text{V}}$ ]	$V_{DSAT}$ [V]	$k'$ [ $\mu\text{A}/\text{V}^2$ ]	$\lambda$	$\Phi_F$ [V]
NMOS	0.43	0.40	0.63	115	0.06	-0.30
PMOS	-0.40	-0.40	-1.00	-30	-0.10	0.30

#### Parameters for capacitance calculations

	$C_{ox}$ [ $\text{fF}/\mu\text{m}^2$ ]	$C_O$ [ $\text{fF}/\mu\text{m}$ ]	$C_j$ [ $\text{fF}/\mu\text{m}^2$ ]	$m_j$	$\Phi_b$ [V]	$C_{jsw}$ [ $\text{fF}/\mu\text{m}$ ]	$m_{jsw}$	$\Phi_{bsw}$ [V]
NMOS	6	0.31	2.0	0.50	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

### Gate capacitance

#### Overlap capacitance

$$C_{GSO} = C_{GDO} = C_{ox} x_d W = C_O W$$

#### Channel capacitance

$$C_{GC} = C_{GCB} + C_{GCS} + C_{GCD}$$

Condition	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$
$V_{GTn} \leq 0, V_{GTp} \geq 0$	$C_{ox} WL$	0	0
$V_{GTn} > 0, V_{GTp} < 0,  V_{DS}  \leq  V_{GT} $	0	$C_{ox} WL/2$	$C_{ox} WL/2$
$V_{GTn} > 0, V_{GTp} < 0,  V_{GT}  \leq  V_{DS} $	0	$2C_{ox} WL/3$	0

**Junction capacitance**

Junction capacitance as function of voltage

$$C_j(V) = \frac{C_{j0}}{(1 - V/\phi_0)^m}$$

Average capacitance during transition from  $V_1$  to  $V_2$

$$C_{eq} = K_{eq} C_{j0} = \frac{-\phi_0^m}{(V_2 - V_1)(1 - m)} [(\phi_0 - V_2)^{(1-m)} - (\phi_0 - V_1)^{(1-m)}] C_{j0}$$

**Dynamic power consumption**

$$P = \alpha f C_{tot} V_{dd}^2$$

**Switch functions**

$$S_N = \overline{F(A, B, \dots)}, S_P = F(\overline{A}, \overline{B}, \dots)$$

**Boolean algebra**

De Morgans' theorem

$$\overline{\overline{X + Y + Z + \dots}} = \overline{\overline{XYZ\dots}} = \overline{\overline{X}} + \overline{\overline{Y}} + \overline{\overline{Z}} + \dots$$

Expansion in sum

$$f(X, Y, Z, \dots) = Xf(1, Y, Z, \dots) + \overline{X}f(0, Y, Z, \dots)$$

Expansion in product

$$f(X, Y, Z, \dots) = [X + f(0, Y, Z, \dots)][\overline{X} + f(1, Y, Z, \dots)]$$

**Transmission line**

Characteristic impedance

$$Z_0 = \sqrt{L/c}$$

Velocity of wave

$$v = 1/\sqrt{LC}$$

Reflection coefficient for a transmission line ( $Z_0$ ) terminated by a load ( $Z_L$ )

$$\Gamma = (Z_L - Z_0)/(Z_L + Z_0)$$

**Elmore delay**

$P_i$  = "the path between node 0 and  $i$ ".

$P_{ij} = P_i \cap P_j$  = "the common part of the paths  $P_i$  and  $P_j$ ".

$R_{ij}$  = "the sum of all resistances in  $P_{ij}$ ".

Time constant from node 0 to  $i$ :  $\tau_{di} = \sum_{j=0}^n R_{ij} C_j$ . Propagation delay:  $t_{pi} \approx 0.69\tau_{di}$ .

**Sizing of cascaded inverters**

For minimal propagation delay find the best solution to  $1 = e^{(1+\gamma/k)/k}$ , where

$k$  = "tapering factor",  $N$  = "number of inverters",  $F = C_L/C_{g1} = k^N$  and  $\gamma = C_{int1}/C_{g1}$ .