

LOW POWER ELECTRONICS 2019

TABLE OF CONTENTS

— 1 —

Low power microelectronics: retrospect and prospect

J.D. Meindl

Proceedings of the IEEE, volume 83, issue 4, April 1995, pages 619-635

I. INTRODUCTION

II. BACKGROUND

III. THEORETICAL LIMITS

- A. Fundamental Limits
- B. Material Limits
- C. Device Limits
- D. Circuit Limits
- E. System Limits

IV. QUASI-ADIABATIC MICROELECTRONICS

V. PRACTICAL LIMITS

VI. CONCLUSION

ACKNOWLEDGMENT

REFERENCES

— 2 —

Software strategies for portable computer energy management

J.R. Lorch and A.J. Smith

IEEE Personal Communications, volume 5, issue 3, June 1998, pages 60-73

General Issues

- Strategy Types
- Levels of Energy Management
- Strategy Evaluation
- Power Budget

Secondary Storage

- Hardware Features
- Transition Strategies
- Load-Change Strategies
- Adaptation Strategies for Flash Memory as Disk Cache
- Adaptation Strategies for Flash Memory as Disk
- Adaptation Strategies for Wireless Network as Disk
- Future Hardware Innovations

Processor

- Hardware Features
- Transition Strategies for Turning the Processor Off
- Load-Change Strategies When the CPU Can Turn Off
- Transition Strategies for Dynamically Changing CPU Speed
- Load-Change Strategies When Functional Units Can Turn Off
- Future Hardware Innovations

Wireless Communication Devices

- Hardware Features
- Transition Strategies for Entering Sleep Mode
- Load-Change Strategies When Sleep Mode Is Used
- Transition Strategies for Changing Transmission Power
- Load Change Strategies When Transmission Power Can Change

Display and Backlight

- Hardware Features
- Transition Strategies
- Load-Change Strategies
- Future Hardware Innovations

Other Components

- Main Memory
- Modem
- Sound System

Overall Strategies

Conclusions

References

Additional Reading

— 3 —

Minimizing power consumption in digital CMOS circuits

A.P. Chandrakasan and R.W. Brodersen

Proceedings of the IEEE, volume 83, issue 4, April 1995, pages 498-523

I. INTRODUCTION

II. FACTORS INFLUENCING CMOS POWER CONSUMPTION

- A. Capacitive Voltage Transitions
- B. Short-Circuit Component of Power
- C. Leakage Component of Power

III. TECHNOLOGY OPTIMIZATION

IV. PHYSICAL, CIRCUIT, AND LOGIC LEVEL OPTIMIZATIONS

- A. Place and Route Optimization
- B. Transistor Sizing
- C. Reduced Swing Logic
- D. Low-Voltage Support Circuitry: Level Converting Pad
- E. Low-Voltage Support Circuitry: High Efficiency Low-Voltage dc/dc Conversion
- F. Logic Minimization and Technology Mapping
- G. Logic Level Power-Down and Gated Clocks

V. ARCHITECTURE LEVEL OPTIMIZATION

- A. Architecture Driven Voltage Scaling
- B. Minimizing Switching Activity by Choice of Number Representation
- C. Ordering of Input Signals
- D. Minimizing Glitching Activity
- E. Degree of Resource Sharing

- VI. ALGORITHM LEVEL OPTIMIZATION
 - A. Voltage Reduction using Algorithmic Transformations
 - B. Minimizing the Number of Operations: Vector Quantization Example
 - C. Minimizing Number of Operations: Multiplication with Constants

- VII. SYSTEM DESIGN EXAMPLE: A PORTABLE MULTIMEDIA TERMINAL
 - A. Protocol Chip
 - B. Frame-Buffer SRAM
 - C. Video Decompression and Display

VIII. CONCLUSIONS

ACKNOWLEDGMENT

REFERENCES

— 4 —

Low-power RT-level synthesis techniques: a tutorial

M. Pedram and A. Abdollahi

IEE Proceedings on Computers and Digital Techniques, volume 152, issue 3, May 2005, pages 333-343

- 1 Introduction
- 2 Multiple-voltage design
- 3 RT-level power management
 - 3.1 Precomputation logic
 - 3.2 Clock gating
 - 3.3 Computational kernels
 - 3.4 State machine decomposition
 - 3.5 Guarded Evaluation
- 4 Sequential logic synthesis for low power
 - 4.1 State assignment
 - 4.2 Retiming
- 5 Bus encoding for low power
- 6 Conclusions
- 7 References

— 5 —

Register transfer level power optimization with emphasis on glitch analysis and reduction

A. Raghunathan, S. Dey, and N.K. Jha

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 18, issue 8, Aug. 1999, pages 1114-1131

I. INTRODUCTION

II. MOTIVATION

III. GLITCH GENERATION AND PROPAGATION

- A. Glitch Generation in Data Path Blocks
- B. Glitch Generation in the Control Logic

IV. GLITCH REDUCTION TECHNIQUES

- A. Reducing Glitch Propagation from Control Signals
- B. Minimizing Glitch Propagation from Data Signals
- C. Algorithms for Application of RTL Glitch-Reduction Transformations

V. REDUCING REGISTER POWER CONSUMPTION BY GATING CLOCK INPUTS TO REGISTERS

VI. EXPERIMENTAL RESULTS

VII. CONCLUSIONS

REFERENCES

— 6 —

Leakage current: Moore's law meets static power

N.S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J.S.

Hu, M.J. Irwin, M. Kandemir, and V. Narayanan

IEEE Computer, volume 36, issue 12, Dec. 2003, pages 68-75

PROCESS TRENDS

POWER BASICS

- Operating frequency and voltage
- Overall power consumption
- Leakage current
- Subthreshold power leakage
- Gate-oxide power leakage
- Low-power architectural options

REDUCING STATIC POWER CONSUMPTION

- Retention flip-flops
- Controlling memory leakage
- Circuit techniques
- Control techniques
- Compiler techniques

TECHNOLOGY TRENDS AND CHALLENGES

- Multiple threshold voltages
- Gate length
- Oxide tunneling

ACKNOWLEDGMENTS

REFERENCES

— 7 —

Dual-threshold voltage techniques for low-power digital circuits

J.T. Kao and A.P. Chandrakasan

IEEE Journal of Solid-State Circuits, volume 35, issue 7, July 2000, pages 1009-1018

I. SOURCES OF POWER DISSIPATION IN CMOS CIRCUITS

- A. Scaling Impact on Leakage Currents

II. STANDBY LEAKAGE CURRENT REDUCTION

III. MULTITHRESHOLD VOLTAGE CMOS TECHNOLOGY

- A. MTCMOS Transistor Sizing Impact on Performance
- B. Inverter Tree Illustrating MTCMOS Delay
- C. Vector Dependency on MTCMOS Sizing
- D. 8-Bit Carry-Save Multiplier Example

IV. HIERARCHICAL SIZING ALGORITHM BASED ON MUTUAL EXCLUSIVE DISCHARGE PATTERNS

- A. Example of Mutual Exclusive Sizing Technique
- B. Sleep Transistor Sizing Algorithm
- C. Hierarchical Sizing Methodology

V. DUAL-VT DOMINO LOGIC

- A. Evaluate Mode
- B. Precharge Mode
- C. Standby Mode
- D. Simulation Results
- E. Dual-Vt Issues

VI. CONCLUSION

ACKNOWLEDGMENT

REFERENCES

— 8 —

Low-power buffered clock tree design

A. Vittal and M. Marek-Sadowska
 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 16, issue 9, Sept. 1997, pages 965-975

I. INTRODUCTION

II. PROBLEM FORMULATION

III. POWER ESTIMATES FOR BUFFERED TREES

IV. BUFFER INSERTION FOR WIRE LENGTH OPTIMIZATION

V. COMPUTATIONAL COMPLEXITY

VI. RELIABILITY ISSUES

VII. A CLOCK-ROUTING ALGORITHM

- A. The Heuristic
- B. Practical Issues

VIII. CLOCK-ROUTING RESULTS

IX. CONCLUSIONS

ACKNOWLEDGMENT

REFERENCES

— 9 —

Ultralow-power operation in subthreshold regimes applying clockless logic

R.D. Jorgenson, L. Sorensen, D. Leet, M.S. Hagedorn, D.R. Lamb, T.H. Friddell, and W.P. Snapp
 Proceedings of the IEEE, volume 98, issue 2, Feb. 2010, pages 299-314

I. INTRODUCTION

II. BACKGROUND

- A. Digital Logic Subthreshold Operation
- B. Clockless Logic Overview

III. APPLYING CLOCKLESS LOGIC TO REAL SYSTEMS

- A. Setting the Stage
- B. Factors in the Comparison
- C. Comparison of NCL to CBL in DoD Systems

IV. ADDITIONAL DEVELOPMENT TO MAKE CLOCKLESS LOGIC AVAILABLE TO SUBTHRESHOLD/ULTRALOW-POWER DESIGNERS

V. CONCLUSION

ACKNOWLEDGMENT

REFERENCES

— 10 —

Area-time-power tradeoffs in parallel adders

C. Nagendra, M.J. Irwin, and R.M. Owens
 IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, volume 43, issue 10, Oct. 1996, pages 689-702

I. INTRODUCTION

II. PRELIMINAIRES

- 2.1 Two's Complement Number System
- 2.2 Signed-Digit Number Representation

III. AN OVERVIEW OF THE ADDERS

- 3.1 Ripple Carry Adders
- 3.2 Carry Skip Adder
- 3.3 Carry Select Adder
- 3.4 Carry Lookahead Adders
- 3.5 Signed Digit Adder
- 3.6 Carry Save Adder

IV. SOURCES OF POWER DISSIPATION IN CMOS

V. LAYOUT GENERATION

VI. EXPERIMENTS

- 6.1 Adder Circuit Description
- 6.2 Delay
- 6.3 Power Dissipation

VII. SOME PERFORMANCE MEASUREMENTS

- 7.1 Power-Delay Product
- 7.2 Power per Transistor

VIII. HOW PRECISION AFFECTS PERFORMANCE

IX. PROBABILITY DISTRIBUTION OF POWER

X. REVISITING SIGNED DIGIT ADDERS

XI. ADDER DESIGN SPACE

XII. CONCLUSION

REFERENCES

Design techniques and architectures for low-leakage SRAMs

A. Calimera, A. Macii, E. Macii, and M. Poncino
IEEE Transactions on Circuits and Systems I: Regular Papers, volume 59, issue 9, Sep. 2012, pages 1992-2007

- I. INTRODUCTION
 - II. OVERVIEW
 - A. Sources of Leakage Consumption in SRAMs
 - B. Sub-Threshold Leakage in a SRAM Cell
 - C. Taxonomy of Approaches
 - III. BITLINE LEAKAGE REDUCTION TECHNIQUES
 - A. Bitline Design
 - IV. LOW-POWER SRAM CIRCUITS
 - A. Active Leakage Reduction
 - B. Standby Leakage Reduction
 - V. DISCUSSION
 - VI. CONCLUSIONS AND FINAL REMARKS
- REFERENCES

CMOS low-power analog circuit design

C.C. Enz and E.A. Vittoz
Emerging Technologies, Chapter 1.2, 1996, pages 79-86 and 116-133

- Abstract
- 1.2.1 Introduction
 - 1.2.2 Limits to low-power for analog circuit design
 - 1.2.2.1 Fundamental limits
 - 1.2.2.2 Practical limits
 - 1.2.2.3 Other obstacles to low-power
 - (1.2.3--1.2.5 Removed)
 - 1.2.6 Some additional system considerations
 - 1.2.6.1 General considerations
 - 1.2.6.2 The analog floating point technique
 - 1.2.6.3 Instantaneous companding and "log-domain" filtering
 - 1.2.7 Summary and conclusion
 - 1.2.8 References

Ultra-Low-Power Wireless Systems: Energy-Efficient Radios for the Internet of Things

A. Burdett
IEEE Solid-State Circuits Magazine, volume 7, issue 2, 2015, pages 18-28

- Energy Budget
- Operating Frequency versus Range
- Deep Asleep
- Wireless System Architectures: The Receiver
- Wireless System Architectures: The Transmitter
- Circuit Architectures
- Summary
- References

Toward 1G Mobile Power Networks

B. Clerckx, A. Costanzo, A. Georgiadis, and N.B. Carvalho
IEEE Microwave Magazine, volume 19, issue 6, 2018, pages 69-82

- The Faces of Wireless
- Engineering Requirements and Design Challenges for the Envisioned Network
- Power Requirements and Consumption of Sensors and Devices
- WPT RF Design
 - DC-to-RF Conversion Efficiency
 - RF-to-RF Conversion Efficiency
 - DC-to-DC Conversion Efficiency
 - End-to-End Power Transfer Efficiency
 - Observations
 - Tackling the Challenges
- Leveraging Ideas from Wireless Communications
 - Observations
- WPT Signal and System Design
 - Observations
- Conclusions
- References

Low-power digital systems based on adiabatic-switching principles

W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and E. Ying-Chin Chou

IEEE Transactions on Very Large Scale Integration (VLSI) Systems, volume 2, issue 4, Dec. 1994, pages 398-407

I. INTRODUCTION

II. ADIABATIC AMPLIFICATION

A. The Adiabatic Line Driver

III. SUPPLY VOLTAGE SELECTION

IV. ADIABATIC LOGIC CIRCUITS

V. CONCLUSION

ACKNOWLEDGMENT

REFERENCES

A Multiharvested Self-Powered System in a Low-Voltage Low-Power Technology

J. Colomer-Farrarons, P. Miribel-Catala, A. Saiz-Vela, and J. Samitier

IEEE Transactions on Industrial Electronics, volume 58, issue 9, Sept. 2011, pages 4250-4263

I. INTRODUCTION

II. CONCEPTION OF THE MULTIHARVESTING SYSTEM ARCHITECTURE

III. POWERING SOURCES

A. Solar Cells

B. Piezoelectric Generators

C. Inductive Power Link Model

IV. MULTIHARVESTING IC ELECTRONICS

A. Rectifier Circuits

B. Regulator Core

C. Control Unit

V. EXPERIMENTAL RESULTS

VI. CONCLUSION

REFERENCES